

9-Mbit (256 K × 32) Pipelined Sync SRAM

Features

- Registered inputs and outputs for pipelined operation
- 256 K × 32 common I/O architecture
- 3.3 V core power supply (V_{DD})
- 2.5 V/3.3 V I/O power supply (V_{DDQ})
- Fast clock-to-output times

 □ 3.5 ns (for 166-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Available in JEDEC-standard lead-free 100-pin TQFP package
- TQFP Available with 3-Chip Enable
- "ZZ" Sleep Mode Option

Functional Description

The CY7C1364CV33 SRAM integrates 256 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip_Enable (\overline{CE}_1), depth-expansion Chip Enables (\overline{CE}_2 and \overline{CE}_3), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables ($\overline{BW}_{[A:D]}$, and \overline{BWE}), and Global Write (\overline{GW}). Asynchronous inputs include the Output Enable (\overline{OE}) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to four bytes wide as controlled by the Byte Write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1364CV33 operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.


Selection Guide

Description	166 MHz	Unit
Maximum Access Time	3.5	ns
Maximum Operating Current	180	mA
Maximum CMOS Standby Current	40	mA

Cypress Semiconductor CorporationDocument Number: 001-74576 Rev. *B



Logic Block Diagram - CY7C1364CV33





Contents


Pin Configurations	4
Pin Definitions	
Functional Overview	6
Single Read Accesses	6
Single Write Accesses Initiated by ADSP	6
Single Write Accesses Initiated by ADSC	6
Burst Sequences	7
Sleep Mode	7
Interleaved Burst Address Table	
Linear Burst Address Table	7
ZZ Mode Electrical Characteristics	7
Truth Table	8
Truth Table for Read/Write	9
Maximum Ratings	10
Operating Range	10
Flectrical Characteristics	10

Capacitance	11
Thermal Resistance	1 1
AC Test Loads and Waveforms	1 1
Switching Characteristics	12
Switching Waveforms	
Ordering Information	17
Ordering Code Definitions	
Package Diagram	18
Acronyms	
Document Conventions	19
Units of Measure	19
Document History Page	20
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	
Products	
PSoC Solutions	21



Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (3 Chip Enable) (A version)





Pin Definitions

34, 35, 43, 44, 46, 47, 48, 49, 50, 81, 82, 99, 100 sampled active. A1:A0 feed the 2-bit counter.	Name	100-pin TQFP	I/O	Description
BWC, BWD Synchronous the SRAM. Sampled on the rising edge of CLK.	A ₀ , A ₁ , A	34, 35, 43, 44, 45, 46, 47, 48, 49, 50, 81, 82, 99, 100		
Synchronous CLK, a global Write is conducted (ALL bytes are written, regardless of the Value BWE		93, 94, 95, 96		Byte Write Select Inputs, active LOW. Qualified with $\overline{\text{BWE}}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
Synchronous must be asserted LOW to conduct a Byte Write.	GW	88		Global Write Enable Input, active LOW . When asserted LOW on the rising edge of $\underline{\text{CLK}}$, a global Write is conducted (ALL bytes are written, regardless of the values on $\underline{\text{BW}}_{\text{[A:D]}}$ and $\underline{\text{BWE}}$).
Ciock Input- Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Use Chip Enable 2 Input, active LOW. Sampled on the rising edge of CLK. Use Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Use Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Use Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Use Conjunction with CE₂ and CE₃ to select/deselect the device. CE₂ is sampled only a new external address is loaded. Chip Enable 2 Input, active LOW. Sampled on the rising edge of CLK. Use Chip Enable 2 Input, active LOW. Sampled on the rising edge of CLK. Use Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Use Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Use Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Use Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Use Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Use Chip Enable 3 Input, active LOW. Controls the direction of the rising edge of CLK Chip Enable 3 Input, active LOW. Controls the direction of the rising edge of CLK Chip Enable 3 Input, active LOW. Controls the direction of the rising edge of CLK Chip Enable 3 Input, active LOW. Controls the direction of the rising edge of CLK Chip Enable 3 Input, active LOW. Controls the direction of the rising edge of CLK Chip Enable 3 Input, active LOW. Als captured in the address in a burst cycle. Chip Enable 3 Input, active	BWE	87		Byte Write Enable Input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a Byte Write.
Synchronous Conjunction with CE2 and CE3 to select/deselect the device. ADSP is ignored if it HIGH. CE1 is sampled only when a new external address is loaded. CE2 97	CLK	89		Clock Input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
Synchronous conjunction with \$\overline{\mathbb{C}\beta}\$, and \$\overline{\mathbb{C}\beta}\$, as detected by the fishing of the previous clock in parts of the previous clock in the parts of the parts of the previous clock in the parts of the p	CE ₁	98		Chip Enable 1 Input, active LOW . Sampled on the rising edge of CLK. Used in conjunction with CE_2 and CE_3 to select/deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.
Enable Version Synchronous Conjunction with CE ₁ and CE ₂ to select/deselect the device.CE ₃ is assumed throughout this document for BGA. CE ₃ is sampled only when a new external act is loaded. DE	CE ₂	97		Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded.
Asynchronous pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pitri-stated, and act as input data pins. OE is masked during the first clock of a Read when emerging from a deselected state. ADSP 83 Input-Synchronous asserted, it automatically increments the address in a burst cycle. ADSP 84 Input-Synchronous Address Strobe from Processor, sampled on the rising edge of CLK, active When asserted LOW, A is captured in the address registers. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted, only ADSP is recogney as synchronous When asserted LOW, A is captured in the address registers. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted, only ADSP is recogney when CE ₁ is deasserted HIGH. Address Strobe from Controller, sampled on the rising edge of CLK, active When asserted LOW, A is captured in the address registers. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted, only ADSP is recogney when CE ₁ is deasserted the provious counter. When ADSP and ADSC are both asserted, only ADSP is recogney when CE ₂ is deasserted the provious counter. When ADSP and ADSC are both asserted, only ADSP is recogney when Edge of CLK, active When ADSP and ADSC are both asserted, only ADSP is recogney when Edge of CLK as output, when High places the device non-time-critical "sleep" condition with data integrity preserved. For normal oper this pin has to be LOW or left floating. ZZ pin has an internal pull-down. Bidirectional Data I/O lines. As inputs, they feed into an on-chip data register triggered by the rising edge of CLK. As outputs, they deliver the data contained memory location specified by "A" during the previous clock rise of the Read cycle direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as 2, 23, 24, 25, 28, 29 VDD 15, 41, 65, 91 Power Supply Power supply inputs to the core of the device.	CE ₃			Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_2 to select/deselect the device. CE_3 is assumed active throughout this document for BGA. CE_3 is sampled only when a new external address is loaded.
Synchronous asserted, it automatically increments the address in a burst cycle.	ŌĒ	86		tri-stated, and act as input data pins. OE is masked during the first clock of a Read cycle
Synchronous When asserted LOW, A is captured in the address registers. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognished ASDP is ignored when CE1 is deasserted HIGH. ADSC 85 Input-Synchronous When asserted LOW, A is captured in the address registers. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognished in the address registers. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognished in the address registers. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognished in the address registers. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSC are both asserted, only ADSP is recognized to be a counter. When ADSP and ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSC are both asserted also loaded the burst counter. When ADSC are both asserted and also loaded the burst counter. When ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSC are both asserted. A1:A0 are also loaded the burst counter. When ADSC are both asserted. A1:A0 are also loaded the burst counter. Whe	ADV	83	•	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
Synchronous When asserted LOW, A is captured in the address registers. A1:A0 are also loaded the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed to both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognosed the burst counter. When ADSP and ADSC are both asserted to when ADSP and ADSC are both asserted to when a series of the device. Bigure 1	ADSP	84		Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, A is captured in the address registers. A1:A0 are also loaded into the burst counter. When $\overline{\text{ADSP}}$ and $\overline{\text{ADSC}}$ are both asserted, only $\overline{\text{ADSP}}$ is recognized. $\overline{\text{ASDP}}$ is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH.
Asynchronous non-time-critical "sleep" condition with data integrity preserved. For normal oper this pin has to be LOW or left floating. ZZ pin has an internal pull-down. DQs	ADSC	85	Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, A is captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
58, 59, 62, 63, 68, 69, 72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, 24, 25, 28, 29 VDD Synchronous triggered by the rising edge of CLK. As outputs, they deliver the data contained memory location specified by "A" during the previous clock rise of the Read cycle direction of the pins is controlled by OE. When OE is asserted LOW, the pins behavioutputs. When HIGH, DQ are placed in a tri-state condition. VDD 15, 41, 65, 91 Power Supply Power supply inputs to the core of the device.	ZZ	64		
	DQs	58, 59, 62, 63, 68, 69, 72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, 24, 25,		Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by "A" during the previous clock rise of the Read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQ are placed in a tri-state condition.
	V_{DD}	15, 41, 65, 91	Power Supply	Power supply inputs to the core of the device.
1 1	V _{SS}	17, 40, 67, 90	Ground	Ground for the core of the device.



Pin Definitions (continued)

Name	100-pin TQFP	I/O	Description
V_{DDQ}	4, 11, 20, 27, 54, 61, 70, 77	I/O Power Supply	Power supply for the I/O circuitry.
V_{SSQ}	5, 10, 21, 26, 55, 60, 71, 76	I/O Ground	Ground for the I/O circuitry.
MODE	31	Input- Static	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.
NC	1, 14, 16, 30, 38, 39, 42, 51, 66, 80		No Connects. Not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1364CV33 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW_[A:D]) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE₁, CE₂, CE₃ are all asserted active, and (3) the Write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE₁ is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within t_{CO} if \overline{OE} is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single Read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will tri-state immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) \overline{ADSP} is asserted LOW, and (2) \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the RAM array. The Write signals (GW, BWE, and BW_[A:D]) and \overline{ADV} inputs are ignored during this first cycle.

ADSP-triggered Write accesses require two clock cycles to complete. If \overline{GW} is asserted LOW on the second clock rise, the data presented to the DQ inputs is written into the corresponding address location in the memory \underline{array} . If \underline{GW} is HIGH, then the Write operation is controlled by \underline{BWE} and $\underline{BW}_{[A:D]}$ signals. The CY7C1364CV33 provides Byte Write capability that is described in the Write Cycle Descriptions table. Asserting \underline{the} Byte Write Enable input (BWE) with the selected Byte Write (BW $_{[A:D]}$) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1364CV33 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ are automatically tri-stated whenever a Write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$ are all asserted active, and (4) the appropriate combination of the Write inputs ($\overline{\text{GW}}$, $\overline{\text{BWE}}$, and $\overline{\text{BW}}_{[A:D]}$) are asserted active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to the DQ is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.



Because the <u>CY7</u>C1364CV33 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1364CV33 provides a two-bit wraparound counter, fed by A1:A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting $\overline{\text{ADV}}$ LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE1, CE2, CE3, ADSP, and ADSC must remain inactive for the duration of tzzrec after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I_{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	50	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t _{ZZI}	ZZ Active to Sleep current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit Sleep current	This parameter is sampled	0	-	ns



Truth Table

The truth table for CY7C1364CV33 follows. [1, 2, 3, 4, 5, 6]

Next Cycle	Address Used	ZZ	CE ₃	CE ₂	CE ₁	ADSP	ADSC	ADV	OE	DQ	Write
Unselected	None	L	Х	Х	Н	Х	L	Χ	Χ	Tri-State	Х
Unselected	None	L	Н	Х	L	L	Χ	Х	Χ	Tri-State	Х
Unselected	None	L	Х	L	L	L	Χ	Х	Χ	Tri-State	Х
Unselected	None	L	Н	Х	L	Н	L	Χ	Χ	Tri-State	Х
Unselected	None	L	Х	L	L	Н	L	Х	Χ	Tri-State	Х
Begin Read	External	L	L	Н	L	L	Χ	Χ	Χ	Tri-State	Х
Begin Read	External	L	L	Н	L	Н	L	Χ	Χ	Tri-State	Read
Continue Read	Next	L	Х	Х	Х	Н	Н	L	Н	Tri-State	Read
Continue Read	Next	L	Х	Х	Х	Н	Н	L	L	DQ	Read
Continue Read	Next	L	Х	Х	Н	Х	Н	L	Н	Tri-State	Read
Continue Read	Next	L	Х	Х	Н	Х	Н	L	L	DQ	Read
Suspend Read	Current	L	Х	Х	Х	Н	Н	Н	Н	Tri-State	Read
Suspend Read	Current	L	Х	Х	Х	Н	Н	Н	L	DQ	Read
Suspend Read	Current	L	Х	Х	Н	Х	Н	Н	Н	Tri-State	Read
Suspend Read	Current	L	Х	Х	Н	Х	Н	Н	L	DQ	Read
Begin Write	Current	L	Х	Х	Х	Н	Н	Н	Χ	Tri-State	Write
Begin Write	Current	L	Х	Х	Н	Х	Н	Н	Χ	Tri-State	Write
Begin Write	External	L	L	Н	L	Н	Н	Х	Χ	Tri-State	Write
Continue Write	Next	L	Х	Х	Х	Н	Н	Н	Χ	Tri-State	Write
Continue Write	Next	L	Х	Х	Н	Х	Н	Н	Χ	Tri-State	Write
Suspend Write	Current	L	Х	Х	Х	Н	Н	Н	Χ	Tri-State	Write
Suspend Write	Current	L	Х	Х	Н	Х	Н	Н	Χ	Tri-State	Write
ZZ "Sleep"	None	Н	Х	Х	Х	Х	Χ	Χ	Χ	Tri-State	Х

Notes

- X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more Byte Write Enable signals (BWA, BWB, BWC, BWD) and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals (BWA, BWB, BWC, BWD), BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 CE₁, CE₂, and CE₃ are available only in the TQFP package.
 The SRAM always initiates a Read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW[A:D]. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the Write cycle.
 OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle all data bits are tri-state when OE is
- OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Truth Table for Read/Write

The Truth Table for Read/Write for CY7C1364CV33 follows. $^{[7,\,8]}$

Function	GW	BWE	BW _D	BW _C	BW _B	BW _A
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – DQ _A	Н	L	Н	Н	Н	L
Write Byte B – DQ _B	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – DQ _C	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – DQ _D	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Document Number: 001-74576 Rev. *B

Notes
7. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
8. WRITE = L when any one or more Byte Write Enable signals (BWA, BWB, BWC, BWD) and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals (BWA, BWB, BWC, BWD), BWE, GW = H.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested. Storage Temperature –65 °C to +150 °C Ambient Temperature with Supply Voltage on V_{DD} Relative to GND-0.5 V to +4.6 V Supply Voltage on V_{DDQ} Relative to GND -0.5~V to $+V_{DD}$ DC Voltage Applied to Outputs

in tri-state-0.5 V to V_{DDQ} + 0.5 V

DC Input Voltage	0.5 V to V _{DD} + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001 V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V_{DDQ}
Commercial	0 °C to +70 °C		2.5 V – 5% to
Industrial	–40 °C to +85 °C	+10%	V_{DD}

Electrical Characteristics

Over the Operating Range

Parameter [9, 10]	Description	Test Conditions		Min	Max	Unit
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	I/O Supply Voltage	for 3.3 V I/O		3.135	V_{DD}	V
		for 2.5 V I/O		2.375	2.625	V
V _{OH}	Output HIGH Voltage	for 3.3 V I/O, I _{OH} = -4.0 mA		2.4	_	V
		for 2.5 V I/O, I _{OH} = –1.0 mA		2.0	_	V
V _{OL}	Output LOW Voltage	for 3.3 V I/O, I _{OL} = 8.0 mA		_	0.4	V
		for 2.5 V I/O, I _{OL} = 1.0 mA		_	0.4	V
V _{IH}	Input HIGH Voltage [8]	for 3.3 V I/O		2.0	V _{DD} + 0.3 V	V
		for 2.5 V I/O		1.7	V _{DD} + 0.3 V	V
V _{IL}	Input LOW Voltage [8]	for 3.3 V I/O		-0.3	0.8	V
		for 2.5 V I/O		-0.3	0.7	V
I _X	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μΑ
	Input Current of MODE	Input = V _{SS}		-30	-	μΑ
		Input = V _{DD}		_	5	μΑ
	Input Current of ZZ	Input = V _{SS}		-5	_	μΑ
		Input = V _{DD}		_	30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disable	led	-5	5	μΑ
I _{DD}	V _{DD} Operating Supply Current	V_{DD} = Max, I_{OUT} = 0 mA, 6-ns cycle, f = f_{MAX} = 1/ f_{CYC} 166 MHz		_	180	mA
I _{SB1}	Automatic CE Power-Down Current – TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $V_{IN} = V_{IL}$, $V_{IN} = V_{IC}$		_	110	mA
I _{SB2}	Automatic CE Power-Down Current – CMOS Inputs	V_{DD} = Max, Device Deselected, 6-ns cycle, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$, 166 MHz		_	40	mA

^{9.} Overshoot: $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 \text{ V}$ (Pulse width less than $t_{CYC}/2$). 10. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics (continued)

Over the Operating Range

Parameter [9, 10]	Description	Test Conditions		Min	Max	Unit
303	Current – CMOS Inputs	V_{DD} = Max, Device Deselected, 6- $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$, 16 $f = f_{MAX} = 1/t_{CYC}$		_	100	mA
3D 4		V_{DD} = Max, Device Deselected, 6- $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	-ns cycle, 66 MHz	-	40	mA

Capacitance


Parameter [11]	Description	Test Conditions	100-pin TQFP Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = 3.3 \text{V}, V_{DDQ} = 2.5 \text{V}$	5	pF
C _{CLK}	Clock Input Capacitance		5	pF
C _{I/O}	Input/Output Capacitance		5	pF

Thermal Resistance

Parameter [11]	Description	Test Conditions	100-pin TQFP Package	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per		°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	EIA/JESD51	6.13	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Note

Document Number: 001-74576 Rev. *B

^{11.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range

Parameter [12, 13]	Description	-1	-166		
Parameter [12, 19]	Description	Min	Max	Unit	
t _{POWER}	V _{DD} (Typical) to the First Access ^[14]	1	_	ms	
Clock			•		
t _{CYC}	Clock Cycle Time	6.0	_	ns	
t _{CH}	Clock HIGH	2.4	_	ns	
t _{CL}	Clock LOW	2.4	_	ns	
Output Times		•			
t _{CO}	Data Output Valid after CLK Rise	_	3.5	ns	
t _{DOH}	Data Output Hold after CLK Rise	1.25	-	ns	
t _{CLZ}	Clock to Low Z [15, 16, 17]	1.25	_	ns	
t _{CHZ}	Clock to High Z [15, 16, 17]	1.25	3.5	ns	
t _{OEV}	OE LOW to Output Valid	-	3.5	ns	
t _{OELZ}	OE LOW to Output Low Z [15, 16, 17]	0	_	ns	
t _{OEHZ}	OE HIGH to Output High Z [15, 16, 17]	-	3.5	ns	
Set-up Times	1	<u> </u>	l .	<u></u>	
t _{AS}	Address Set-up before CLK Rise	1.5	_	ns	
t _{ADS}	ADSC, ADSP Set-up before CLK Rise	1.5	-	ns	
t _{ADVS}	ADV Set-up before CLK Rise	1.5	_	ns	
t _{WES}	GW, BWE, BW _[A:D] Set-up before CLK Rise	1.5	_	ns	
t _{DS}	Data Input Set-up before CLK Rise	1.5	_	ns	
t _{CES}	Chip Enable Set-up before CLK Rise	1.5	_	ns	
Hold Times		•			
t _{AH}	Address Hold after CLK Rise	0.5	_	ns	
t _{ADH}	ADSP, ADSC Hold after CLK Rise	0.5	_	ns	
t _{ADVH}	ADV Hold after CLK Rise	0.5	_	ns	
t _{WEH}	GW, BWE, BW _[A:D] Hold after CLK Rise	0.5	-	ns	
t _{DH}	Data Input Hold after CLK Rise	0.5	_	ns	
t _{CEH}	Chip Enable Hold after CLK Rise	0.5	_	ns	

^{12.} Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.

13. Test conditions shown in (a) of Figure 2 on page 11 unless otherwise noted.

14. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a Read or Write operation can be initiated.

^{15.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 2 on page 11. Transition is measured ±200 mV from steady-state voltage.


16. At any given voltage and temperature, t_{OEHZ} is less than t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.

17. This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 3. Read Cycle Timing [18]




^{18.} On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Figure 4. Write Cycle Timing [19, 20]




^{19.} Full width Write can be initiated by either $\overline{\text{GW}}$ LOW; or by $\overline{\text{GW}}$ HIGH, $\overline{\text{BWE}}$ LOW and $\overline{\text{BW}}_{[A:D]}$ LOW. 20. The data bus (Q) remains in High Z following a Write cycle unless an ADSP, ADSC, or ADV cycle is performed.



Switching Waveforms (continued)

Figure 5. Read/Write Cycle Timing $^{[21,\ 22,\ 23]}$




^{21.} On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When $\overline{\underline{CE}}$ is HIGH, \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or $\overline{\overline{CE}}_3$ is HIGH. 22. The data bus (Q) remains in High Z following a Write cycle unless an ADSP, ADSC, or ADV cycle is performed. 23. $\overline{\overline{GW}}$ is HIGH.



Switching Waveforms (continued)

Figure 6. ZZ Mode Timing $^{[24,\ 25]}$



^{24.} Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 25. DQs are in High Z when exiting ZZ sleep mode.




Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
166	CY7C1364CV33-166AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free (3 Chip Enable)	Commercial


Ordering Code Definitions





Package Diagram

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



51-85050 *D



Acronyms

Acronym	Description	
CE	chip enable	
CMOS	CMOS complementary metal-oxide-semiconductor	
EIA	electronic industries alliance	
I/O input/output		
JEDEC joint electron devices engineering council		
OE	output enable	
SRAM	static random access memory	
TQFP	thin quad flat pack	
TTL	transistor-transistor logic	

Document Conventions

Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μΑ	icroampere	
mA	milliampere	
mm	millimeter	
ms	millisecond	
mV	nillivolt	
ns	anosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	



Document History Page

	Document Title: CY7C1364CV33, 9-Mbit (256 K × 32) Pipelined Sync SRAM Document Number: 001-74576					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	3463127	12/13/2011	PRIT	New data sheet		
*A	3507671	01/24/2012	PRIT	Changed status from Preliminary to Final.		
*B	3800190	11/01/2012	PRIT	No technical updates. Completing sunset review.		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB

cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2011-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-74576 Rev. *B

Revised November 1, 2012